## Features

Interfaces directly with the $x 86$, Pentium ${ }^{\mathrm{TM}}, 680 \mathrm{X} 0$ and PowerPC ${ }^{\mathrm{TM}}$ processors
$\square$ Single 3.3V power supply
$\square$ Mode selectable for interleaved or linear burst:
Interleaved for x86 and Pentium
Linear for 680x0 and PowerPC
$\square$ Fast access times:
$9,10,12$ and 15 ns
$\square$ High-density $64 \mathrm{~K} \times 32$ architecture with burst address counter
$\square$ Fully registered inputs
$\square$ High-output drive: 30 pF at rated $\mathrm{T}_{\mathrm{A}}$
$\square$ Asynchronous output enable
$\square$ Self-timed write cycle
$\square$ Separate byte write enables and one global write enable
$\square$ Internal burst read / write address counter
Internal registers for address, data, controls
Burst mode selectable
Sleep mode
Packages:
100-pin QFP - (Q)
100-pin TQFP - (TQ)

## Description

The PDM34089 is a 2,097,152 bit synchronous random access memory organized as $65,536 \times 32$ bits. It is designed with burst mode capability and interface controls to provide high-performance in second level cache designs for $x 86$, Pentium, $680 \times 0$, and PowerPC microprocessors. Addresses, write data and all control signals except output enable are controlled through positive edge-triggered registers. Write cycles are self-timed and are also initiated by the rising edge of the clock. Controls are provided to allow burst reads and writes of up to four words in length. A 2-bit burst address counter controls the two least-significant bits of the address during burst reads and writes. The burst address counter selectively uses the 2-bit counting scheme required by the x86 and Pentium or 680x0 and PowerPC microprocessors as controlled by the mode pin. Individual write strobes provide byte write for the four 8 -bit bytes of data. An asynchronous output enable simplifies interface to high-speed buses.

## Functional Block Diagram



## PDM34089 Pinout



## Pinout

| Name | I/O | Description | Name | I/O | Description |
| :--- | :---: | :--- | :--- | :---: | :--- |
| A14-A2 | I | Address Inputs A14-A2 | $\overline{\text { CE, CE2, CE2 }}$ | I | Chip Enables |
| A1, A0 | I | Address Inputs A1 \& A0 | $\overline{\text { BWE }}$ | I | Byte Write Enable |
| DQ1-DQ32 | I/O | Read/Write Data | $\overline{\text { BW1-BW4 }}$ | I | Byte Write Enables |
| NC | - | No Connect | $\overline{\text { OE }}$ | I | Output Enable |
| MODE $^{(1)}$ | I | Burst Sequence Select | CLK | I | Clock |
| $\overline{\text { ADV }}$ | I | Burst Counter Advance | ZZ | I | Sleep Mode |
| $\overline{\text { ADSC }}$ | I | Controller Address Status | $V_{C C}$ | - | Power Supply (+3.3V) |
| $\overline{\text { ADSP }}$ | I | Processor Address Status | $V_{C C Q}$ | - | Output Power for DQ's (+3.3V $\pm 5 \%)$ |
| $\overline{\text { GW }}$ | I | Global Write | $V_{S S}$ | - | Array Ground |
| $\overline{F_{T}^{(1) ~}}$ | I | Must be tied LOW for <br> proper operation | $V_{S S Q}$ | - | Output Ground for DQ's |

Note: 1.MODE and FT are DC operated pins. Do not alter input state while device is operating.

## Burst Sequence Table

| Burst Sequence | Interleaved ${ }^{(1)}$ <br> Mode = NC or $V_{\text {CC }}$ | $\begin{gathered} \text { Linear }{ }^{(2)} \\ \text { Mode }=V_{S S} \end{gathered}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| External Address | A15-A2, A1, A0 | A15-A2,0,0 | A15-A2,0,1 | A15-A2,1,0 | A15-A2,1,1 |
| 1st Burst Address | A15-A2, A1, $\overline{\mathrm{AO}}$ | A15-A2,0,1 | A15-A2,1,0 | A15-A2,1,1 | A15-A2,0,0 |
| 2nd Burst Address | A15-A2, $\overline{\mathrm{A} 1}, \mathrm{~A} 0$ | A15-A2,1,0 | A15-A2,1,1 | A15-A2,0,0 | A15-A2,0,1 |
| 3rd Burst Address | A15-A2, $\overline{\mathrm{A} 1}, \overline{\mathrm{AO}}$ | A15-A2,1,1 | A15-A2,0,0 | A15-A2,0,1 | A15-A2, 1,0 |

Note: 1. Interleaved $=x 86$ and Pentium.
2. Linear $=680 \times 0$ and PowerPC compatible.

## Asynchronous Truth Table

| Operation | ZZ | OE | I/O Status |
| :--- | :---: | :---: | :--- |
| Read | L | L | Data Out |
| Read | L | H | High-Z |
| Write | L | X | High-Z: Write Data In |
| Deselected | L | X | High-Z |
| Sleep | H | X | High-Z |

NOTE: 1. L = Low, $\mathrm{H}=$ High, $\mathrm{X}=$ Don't Care.
2. For a write operation following a read operation, $\overline{\mathrm{OE}}$ must be high before the input data required setup time and held high through the input data hold time.
3. This device contains circuitry that will ensure the outputs will be in high-Z during powerup.

## Partial Truth Table for Writes

| GW | BWE | BW1 | BW2 | BW3 | BW4 | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | H | X | X | X | X | READ |
| H | L | H | H | H | H | READ |
| H | L | L | H | H | H | WRITE Byte 1 |
| H | L | L | L | L | L | WRITE All Bytes |
| L | X | X | X | X | X | WRITE All Bytes |

NOTE: 1. $\mathrm{L}=$ Low, $\mathrm{H}=$ High, $\mathrm{X}=$ Don't Care.
2. Using BWE and BW1 through BW4, any one or more bytes may be written.

## Synchronous Truth Table (See Notes 1 through 3)

| $\mathbf{C E}$ | CE2 | CE2 | $\overline{\text { ADSP }}$ | $\overline{\text { ADSC }}$ | $\overline{\text { ADV }}$ | $\overline{\text { BWx }}$ | CLK | Address | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| H | X | X | X | L | X | X | $\uparrow$ | N/A | Deselected |
| L | X | L | L | X | X | X | $\uparrow$ | N/A | Deselected |
| L | H | X | L | X | X | X | $\uparrow$ | N/A | Deselected |
| L | X | L | H | L | X | X | $\uparrow$ | N/A | Deselected |
| L | H | X | H | L | X | X | $\uparrow$ | N/A | Deselected |
| L | L | H | L | X | X | X | $\uparrow$ | External | Read Cycle, Begin Burst |
| L | L | H | H | L | X | X | $\uparrow$ | External | Read Cycle, Begin Burst |
| X | X | X | H | H | L | H | $\uparrow$ | Next | Read Cycle, Continue Burst |
| H | X | X | X | H | L | H | $\uparrow$ | Next | Read Cycle, Continue Burst |
| X | X | X | H | H | H | H | $\uparrow$ | Current | Read Cycle, Suspend Burst |
| H | X | X | X | H | H | H | $\uparrow$ | Current | Read Cycle, Suspend Burst |
| L | L | H | H | L | X | L | $\uparrow$ | External | Write Cycle, Begin Burst |
| X | X | X | H | H | L | L | $\uparrow$ | Next | Write Cycle, Continue Burst |
| H | X | X | X | H | L | L | $\uparrow$ | Next | Write Cycle, Continue Burst |
| X | X | X | H | H | H | L | $\uparrow$ | Current | Write Cycle, Suspend Burst |
| H | X | X | H | H | H | L | $\uparrow$ | Current | Write Cycle, Suspend Burst |

NOTES:

1. $\mathrm{X}=$ Don't Care, $\mathrm{H}=$ logic High, $\mathrm{L}=$ logic Low, $\overline{\mathrm{BWx}}=$ any one or more byte write enable signals ( $\overline{\mathrm{BW} 1}, \overline{\mathrm{BW} 2}, \overline{\mathrm{BW} 3}, \overline{\mathrm{BW} 4}$ ) and BWE are low, or GW is low.
2. $\overline{\mathrm{BW} 1}$ enables $\overline{\mathrm{BWx}}$ to Byte 1 (DQ1-DQ8). $\overline{\mathrm{BW} 2}$ enables $\overline{\mathrm{BWx}}$ to Byte 2 (DQ9-DQ16).
$\overline{B W 3}$ enables $\overline{B W x}$ to Byte 3 (DQ17-DQ24), $\overline{B W 4}$ enables $\overline{B W x}$ to Byte 4 (DQ25-DQ32).
3. $\overline{\mathrm{ADV}}$ must always be high at the rising edge of the first clock after an $\overline{\mathrm{ADSP}}$ cycle is initiated if a write cycle is desired (to ensure use of correct address).

## Burst Mode Operation

This is a synchronous part. All activities are initiated by the positive, low-to-high edge of the clock (CLK). This part can perform burst reads and writes with burst lengths of up to four words. The four-word burst is created by using a burst counter to drive the two least-significant bits of the internal RAM address. The burst counter is loaded at the start of the burst and is incremented for each word of the burst. The sequence is given in the Burst Sequence Table.
Burst transfers are initiated by the $\overline{\mathrm{ADSC}}$ or $\overline{\mathrm{ADSP}}$ signals. When the $\overline{\mathrm{ADSP}}$ and $\overline{\mathrm{CE}}$ signals are sampled low, a read cycle is started (independent of $\overline{\mathrm{BW} 1}, \overline{\mathrm{BW} 2}, \overline{\mathrm{BW3}}$ or $\overline{\mathrm{BW}} 4 ; \overline{\mathrm{BWE}}, \overline{\mathrm{GW}}$ and $\overline{\mathrm{ADSC}}$ ), and prior burst activity is terminated. $\overline{\mathrm{ADSP}}$ is gated by $\overline{\mathrm{CE}}$, so both must be active for $\overline{\mathrm{ADSP}}$ to load the address register and to initiate a read cycle. The address and the chip enable input $(\overline{\mathrm{CE}})$ are sampled by the same edge that samples $\overline{\text { ADSP. Read data is valid at the output after the }}$ specified delay from the clock edge.
When $\overline{\text { ADSC }}$ is sampled low and $\overline{\text { ADSP }}$ is sampled high, a read or write cycle is started depending on the state of $\overline{\mathrm{BW1}}$, $\overline{\mathrm{BW} 2}, \overline{\mathrm{BW} 3}$ or $\overline{\mathrm{BW} 4} ; \overline{\mathrm{BWE}}$, and $\overline{\mathrm{GW}}$. If $\overline{\mathrm{BW} 1}, \overline{\mathrm{~B} W 2}, \overline{\mathrm{BW} 3}, \overline{\mathrm{BW} 4}, \overline{\mathrm{BWE}}$, and $\overline{\mathrm{GW}}$ are all sampled high, a read cycle is started, as described above. If $\overline{\mathrm{BW} 1}, \overline{\mathrm{BW} 2}, \overline{\mathrm{BW} 3}$, or $\overline{\mathrm{BW} 4} ; \overline{\mathrm{BWE}}$, and $\overline{\mathrm{GW}}$ is sampled low, a write cycle is begun. The address, write data, and the chip enable inputs ( $\overline{\mathrm{CE}}, \mathrm{CE} 2$ and $\overline{\mathrm{CE} 2}$ ) are sampled by the same edge that samples $\overline{\mathrm{ADSC}}$ and $\overline{\mathrm{BW} 1}-$ $\overline{\mathrm{BW4}}, \overline{\mathrm{BWE}}$ and $\overline{\mathrm{GW}}$. The $\overline{\mathrm{ADV}}$ line is held high for this clock edge to maintain the correct address for the internal write operation which will follow this second clock edge.
After the first cycle of the write burst, the state of $\overline{\mathrm{BW} 1}-\overline{\mathrm{BW} 4}, \overline{\mathrm{BWE}}$ and $\overline{\mathrm{GW}}$ determines whether the next cycle is a read or write cycle, and $\overline{\mathrm{ADV}}$ controls the advance of the address counter. The $\overline{\mathrm{ADV}}$ signal advances the address counter. This increments the address to the next available RAM address. You write the next word in the burst by taking $\overline{\mathrm{ADV}}$ low and presenting the write data at the positive edge of the clock. If $\overline{\mathrm{ADV}}$ is sampled low, the burst counter advances and the write data (which is sampled by the same clock) is written into the internal RAM during the time following the clock edge.

Absolute Maximum Ratings

| Symbol | Rating | Com'l. | Unit |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\text {TERM }}$ | Terminal Voltage with Respect to $\mathrm{V}_{\text {SS }}$ | -0.5 to +4.6 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature Under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current | 100 | mA |

NOTE: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## Recommended DC Operating Conditions

| Symbol | Description | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 3.1 | 3.3 | 3.6 | V |
| $\mathrm{~V}_{\mathrm{CCQ}}$ | Supply voltage | 3.1 | 3.3 | 3.6 | V |
| $\mathrm{~V}_{\text {SS }}$ | Supply Voltage | 0 | 0 | 0 | V |
| Commercial | Ambient Temperature | 0 | 25 | 70 | ${ }^{\circ} \mathrm{C}$ |

DC Electrical Characteristics ( $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$, All Temperature Ranges)

| Symbol | Description | Test Conditions | Min. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\\|_{\mathrm{LI}}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | -2 | 2 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{LO}}$ | Output Leakage Current | Outputs Disabled, $\mathrm{V}_{\mathrm{I} / \mathrm{O}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | -2 | 2 | $\mu \mathrm{~A}$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ | - | 0.4 | V |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OH}}=-5 \mathrm{~mA}$ | 2.4 | - | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 | 3.6 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input LOW Voltage ${ }^{(1)}$ |  | -0.3 | 0.8 | V |

NOTES: 1. Undershoots to -2.0 for 10 ns are allowed once per cycle.
2. MODE, $\overline{F T}$ and $Z Z$ pins have an internal pullup and exhibit an input leakage current of $\pm 400 \mu \mathrm{~A}$.

Power Supply Characteristics

| Symbol | Description | Test Conditions | -7 ns | -10 ns | -12 ns | -15 ns | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{CC}}$ | Active Supply Current | Device Deselected $\mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{IL}} \text { or } \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{I}_{\mathrm{I} / \mathrm{O}}=0$ | 315 | 230 | 210 | 190 | mA |
| $\mathrm{I}_{\text {SB }}$ | Standby Current: | Device Deselected $\mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{IL}}$ or $\geq \mathrm{V}_{\mathrm{IH}}, 0 \mathrm{MHz}$ <br> All inputs static | 25 | 20 | 20 | 20 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Standby Current: | $\begin{aligned} & \text { Device Deselected } \\ & \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \text { or } \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \\ & \text { All inputs static, } 0 \mathrm{MHz} \end{aligned}$ | 5 | 3 | 3 | 3 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Standby Current: | Device Deselected $\mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{IL}}$ or $\geq \mathrm{V}_{\mathrm{IH}}$, All inputs static | 55 | 45 | 40 | 35 | mA |
| $\mathrm{I}_{\text {SB3 }}$ | Sleep Mode <br> Standby Current: | Device Deselected $\mathrm{ZZ} \geq \mathrm{V}_{\mathrm{CCQ}}-0.2 \mathrm{~V}$ | 5 | 3 | 3 | 3 | mA |

Capacitance ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter | Conditions | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 6 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | pF |

NOTES: 1. Characterized values, not currently tested.

AC Test Conditions

| Input pulse levels | $\mathrm{V}_{\mathrm{SS}}$ to 3.0 V |
| :--- | :---: |
| Input rise and fall times | 1.5 ns |
| Input timing reference levels | 1.5 V |
| Output reference levels | 1.5 V |
| Output load | See Figures 1 and 2 |



Figure 1. Output Load

AC Electrical Characteristics

| Parameter | Symbol | -7 ns | -10 ns | -12 ns | $-15 \mathrm{~ns}$ | Type | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Cycle time | $\mathrm{t}_{\mathrm{CYC}}$ | 12 | 16.7 | 20 | 25 | Min. | ns |
| Clock access time (0 pF load) | $\mathrm{t}_{\mathrm{CQO}}$ | 8.5 | 9 | 11 | 13 | Max. | ns |
| Clock to output valid (Std. load) | $t_{C Q}$ | 9 | 10 | 12 | 14 | Max. | ns |
| Clock to output invalid | $\mathrm{t}_{\text {CQX }}$ | 3 | 2 | 2 | 2 | Min. | ns |
| Clock to output high-Z | $\mathrm{t}_{\mathrm{CHZ}}$ | 5 | 2 | 2 | 2 | Min. | ns |
|  |  | 12 | 16.7 | 20 | 25 | Max. |  |
| Clock pulse width high | $\mathrm{t}_{\mathrm{CH}}$ | 4.5 | 6 | 6 | 6 | Min. | ns |
| Clock pulse width low | $\mathrm{t}_{\mathrm{CL}}$ | 4.5 | 6 | 6 | 6 | Min. | ns |
| $\overline{O E}$ to output valid | $\mathrm{t}_{\text {OE }}$ | 5 | 6 | 6 | 6 | Min. | ns |
| $\overline{\text { OE to output low-Z }}$ | tolz | 0 | 0 | 0 | 0 | Min. | ns |
| $\overline{\text { OE to output high-Z }}$ | $\mathrm{t}_{\mathrm{OHz}}$ | 5 | 6 | 6 | 6 | Max. | ns |
| ZZ standby time | $\mathrm{t}_{\text {zzs }}$ | 100 | 100 | 100 | 100 | Max. | ns |
| ZZ recovery time | tzZREC | 100 | 100 | 100 | 100 | Min. | ns |
| SETUP TIMES |  |  |  |  |  |  |  |
| Address | $t_{\text {AS }}$ | 2.5 | 2.5 | 3 | 3 | Min. | ns |
| Address status ( $\overline{\text { ADSC }}, \overline{\text { ADSP }}$ ) | $t_{\text {AAS }}$ | 2.5 | 2.5 | 3 | 3 | Min. | ns |
| Address advance setup ( $\overline{\text { ADV }}$ ) | $t_{\text {AAS }}$ | 2.5 | 2.5 | 3 | 3 | Min. | ns |
| Write signals ( $\overline{\mathrm{BWx}}, \overline{\mathrm{GW}}$ ) | $t_{\text {WS }}$ | 2.5 | 2.5 | 3 | 3 | Min. | ns |
| Data in | $\mathrm{t}_{\mathrm{DS}}$ | 2.5 | 2.5 | 3 | 3 | Min. | ns |
| Chip enables ( $\overline{\mathrm{CE}}, \overline{\mathrm{CE} 2}, \mathrm{CE} 2)$ | $\mathrm{t}_{\text {CES }}$ | 2.5 | 2.5 | 3 | 3 | Min. | ns |
| HOLD TIMES |  |  |  |  |  |  |  |
| Address | $\mathrm{t}_{\text {AH }}$ | 0.5 | 0.5 | 0.5 | 0.5 | Min. | ns |
| Address status ( $\overline{\mathrm{ADSC}}, \overline{\mathrm{DSP}}$ ) | $\mathrm{t}_{\text {ADSH }}$ | 0.5 | 0.5 | 0.5 | 0.5 | Min. | ns |
| Address advance ( $\overline{\mathrm{ADV}})$ | $\mathrm{t}_{\text {AAH }}$ | 0.5 | 0.5 | 0.5 | 0.5 | Min. | ns |
| Write eignals ( $\overline{\mathrm{BWx}}, \overline{\mathrm{GW}}$ ) | $\mathrm{t}_{\text {WH }}$ | 0.5 | 0.5 | 0.5 | 0.5 | Min. | ns |
| Data in | $\mathrm{t}_{\mathrm{DH}}$ | 0.5 | 0.5 | 0.5 | 0.5 | Min. | ns |
| Chip enables ( $\overline{\mathrm{CE}}, \overline{\mathrm{CE} 2}, \mathrm{CE} 2)$ | $\mathrm{t}_{\text {CEH }}$ | 0.5 | 0.5 | 0.5 | 0.5 | Min. | ns |

## ADSP Read Timing Diagram



NOTE:

1. $\bar{E}$ is low when $\overline{C E}=$ low, $C E 2=$ high and $\overline{C E 2}=$ low. $\bar{E}$ is high otherwise.

## ADSP Write Timing Diagram



NOTES:

1. $\bar{E}$ is low when $\overline{C E}=$ low, $C E 2=$ high and $\overline{C E 2}=$ low. $\bar{E}$ is high otherwise.
2. $\overline{\mathrm{BWx}}$ and $\overline{\mathrm{GW}}$ are ignored for the first cycle when $\overline{\mathrm{ADSP}}$ initiates the burst. $\overline{\mathrm{ADSP}}$ active loads a new address into the addresscounter and forces the first cycle to be a read cycle.
3. $\overline{O E}$ is high before data input setup.

## ADSC Read Timing Diagram



NOTES: 1.

1. $\bar{E}$ is low when $\overline{C E}=$ low, $C E 2=$ high and $\overline{C E 2}=$ low. $\bar{E}$ is high otherwise.

## ADSP Write Timing Diagram



NOTES:

1. $\bar{E}$ is low when $\overline{C E}=$ low, $C E 2=$ high and $\overline{C E 2}=$ low. $\bar{E}$ is high otherwise.
2. $\overline{\mathrm{BWx}}$ and $\overline{\mathrm{GW}}$ are ignored for the first cycle when $\overline{\mathrm{ADSP}}$ initiates the burst. $\overline{\mathrm{ADSP}}$ active loads a new address into the address counter and forces the first cycle to be a read cycle.
3. $\overline{O E}$ is high before data input setup.

## Sleep Mode Timing Diagram



NOTES: 1. Data retention is guaranteed when $Z Z$ is asserted and clock remains active.

Sequential Non-burst Read and Write Timing Diagram


NOTES:

1. $\overline{\mathrm{ADSP}}=$ high, $\overline{\mathrm{ADSC}}=$ low,$\overline{\mathrm{ADV}}=$ high,$\overline{\mathrm{CE}}=$ low.
2. $H \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{L} \leq \mathrm{V}_{\mathrm{IL}}$.

## Ordering Information



